# **Digital ASIC Fabrication**

Gregory Ling | Cade Breedings | Will Galles | Jake Hafele

Group #: sddec23-06

## Advisor/Client: Dr. Henry Duwe

#### Introduction

- Submit a custom digital ASIC
- High barrier of entry with lack of resources or knowledge
- Gain insight on the Open MPW fabrication process

•

#### **Design Approach**

- Modular design with multiple independent functional units
- Communicates over provided Wishbone Bus and designed SPI
- Synthesize behavioral Verilog, custom cells, and memory macros
- Learn more about hardening process for varying designs



#### without proprietary tools

#### PCLK[1]

**DSP INTERRUPT** 

#### **Design Requirements**

- Create a design that tests different aspects of manufacturing process
- Meet the restrictions placed by the eFabless Open MPW submissi on
  - size available on chip
  - pass given precheck tests
  - 38 I/O pins
  - 128 Logic Analyzer pins

# **Technical Details**

- Standard Cell implement a AND cell given by the PDK
- Custom Cell create a custom NAND cell with Magic to be made
- Wishbone Test Verify the provided Wishbone bus in the user area
- Backdoor SPI Communicate with other modules via external I/O
- DSP Accelerator Convolution accelerator for dense gate count
- Clock Gating Choose between wishbone clock or SPI clock





# **Users and Purposes**

- Users
  - Future Senior Design
    groups
  - Research groups
  - Open-Source community
- Purpose
  - Gain insight on tooling
  - Reproduce work in more
     efficient manner

# Testing

- RTL simulations of individual modules using Verilog
- Gate level simulations with synthesized design results
- Signoff simulations with synthesized and placed macros
- Integrated top level verification using Verilog and C testbenches
- Run eFabless Precheck for final submission approval
  - Includes DRC, LVS, and Complexity Checks

#### **Open-Source Tools Used**

- EFabless Caravel Wrapper
- SkyWater 130nm OpenPDK
- OpenRoad
- GTKwave
- Klayout
- Magic
- XSchem

lime										
i_BCLK=0										
i_DATA_OUT[31:0]=12345678	1234+ F0F0+ 0000+ FFFF+ 123	4+0F0F+0000+FFFFFF+12345678	FOFOFOFO	00000000	FFFFFFF	12345678	OFOFOF	0000000	FFFFFFF	1+ F+ 00+ F+ 1+ 0+ 0+ F+
i_MOSI=0										
i_SS=0					<u>_</u>					
i_SYSCLK=1										
o_ADDR[6:0] =65	65 65 65 65	2A 00 7F +	+###### <b>65</b>	. <b>⊕</b> ₩₩₩₩€5	÷	/+//////65	2A	00000		65 65 65 65 65 2A 00 7E
o_DATA_IN[31:0] =00000004					00000000000000000000000000000000000000	//////////////////////////////////////				
o_DOUT_VALID=0										
o_MISO=0										
s_BCLK_EN=1										
s_BCLK_HPER=53	10	53								5
s_BCLK_WAIT=150	150									
s_SYSCLK_HPER=10	10									
s_error=0										
i_CLK=0										
i_D[31:0]=12345678	1234+ F0F0+ 0000+ FFFF+ 123	4+0F0F+0000+FFFFFF+12345678	FOFOFOFO	0000000	FFFFFFF	12345678	OFOFOF	0000000	FFFFFFF	1+ F+ 00+ F+ 1+ 0+ 0+ F+
i_RST=0					Π					
i_START =0										
o_Q=0										
s_DATA[31:0] =48D159E0	+ 000000+	+ 00000+ 000000+		////////// <u>00000000</u>		//////////////////////////////////////		////////// <u>00000000</u>		
i=29	XXX	0					<u>, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	000000000 <u>0_00000</u> 000000000000000000000		
i_addr[6:0]=65	xx (65	2A 00 7F				65	2 <u>A</u>	00	78	65 2A 00 7F
i_data_read[31:0]=12345678	XXXXXXXX 123	4+ 0F0F+ 0000+ FFFFFFF				12345678	OFOFOFOF	0000000	FFFFFFF	(1+ )0+ (F+
_data_write[31:0]=12345678	XXXXXXXX 123	4+ F0F0+ 0000+ FFFFFFFF				12345678	FOFOFOFO	0000000	FFFFFFF	1+ F+ 0+ F+