



# Project Plan

---

Sddec23-06

Class: CPR E 491  
Advisor: Dr. Duwe



# Problem Statement

## Problem Description

The ability to create a custom digital ASIC (Application Specific Integrated Circuit) is often locked behind high barriers to entry and restricted to industry professionals.

## Goals

- Gain insights on the open source design availabilities
- Test the eFabless capabilities including:
  - Clock Gating
  - Power Management
  - Custom Cells

# Management Style

## **Agile**

- Weekly meetings to address requirements and documentation with group
- Code is on Git for version control everything else is integrated through teams



# Risks & Risk Mitigation

Risk	Estimated Probability
No MPW submission is available	40%
DSP does not fit in user area	40%
Wishbone bus does not work	5%
Fabrication error causes any individual module to fail	15%
Clock system contains errors before first round of testing	99.9%

# Personal Effort Level

<b>Task</b>	<b>Person Hours</b>
Install the open-source tools and simulate sample code	20
Define our project specifications	20
Draw out a top-level diagram of the user area including each individual module	30
Draw out detailed implementation of each module	30
Write initial Verilog implementation of each module	80
Test and iterate using RTL simulations	80
Join modules together and verify final design as they are completed	40
Test and iterate using RTL simulations	70
Verify using gate-level simulation	70
Verify submission using the provided verification tools	40
Submit to MPW Shuttle	10
Create Software to run on embedded microcontroller	50
Create Documentation and bring up plan to test returned project in the future	80